



You might want to add a pull-down on GPIO_CAP.
This should ensure decoupling stays active.



This component represents the castellated holes on the board outline to be connected to the UT PCB.

