diff options
author | Nguyen Dac Nam <nam.kazt.91@gmail.com> | 2020-03-22 04:33:55 +0100 |
---|---|---|
committer | namkazy <nam.kazt.91@gmail.com> | 2020-03-22 04:53:35 +0100 |
commit | dbfbe352e0b4dfc618be31a58d37c3f3606cab6a (patch) | |
tree | e5868dacfeba5ea08b13c9f4b487fab03610cc89 /src/video_core/engines/maxwell_3d.h | |
parent | Merge pull request #3531 from makigumo/yuzu_master (diff) | |
download | yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar.gz yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar.bz2 yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar.lz yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar.xz yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.tar.zst yuzu-dbfbe352e0b4dfc618be31a58d37c3f3606cab6a.zip |
Diffstat (limited to 'src/video_core/engines/maxwell_3d.h')
-rw-r--r-- | src/video_core/engines/maxwell_3d.h | 15 |
1 files changed, 14 insertions, 1 deletions
diff --git a/src/video_core/engines/maxwell_3d.h b/src/video_core/engines/maxwell_3d.h index 8a9e9992e..5e531e21b 100644 --- a/src/video_core/engines/maxwell_3d.h +++ b/src/video_core/engines/maxwell_3d.h @@ -531,6 +531,13 @@ public: Fill = 0x1b02, }; + enum class ShadowRamControl : u32 { + Track = 0, + TrackWithFilter = 1, + Passthrough = 2, + Replay = 3, + }; + struct RenderTargetConfig { u32 address_high; u32 address_low; @@ -674,7 +681,9 @@ public: u32 bind; } macros; - INSERT_UNION_PADDING_WORDS(0x17); + ShadowRamControl shadow_ram_control; + + INSERT_UNION_PADDING_WORDS(0x16); Upload::Registers upload; struct { @@ -1265,6 +1274,9 @@ public: }; } regs{}; + /// Store temporary hw register values, used by some calls to restore state after a operation + Regs shadow_state; + static_assert(sizeof(Regs) == Regs::NUM_REGS * sizeof(u32), "Maxwell3D Regs has wrong size"); static_assert(std::is_trivially_copyable_v<Regs>, "Maxwell3D Regs must be trivially copyable"); @@ -1458,6 +1470,7 @@ private: "Field " #field_name " has invalid position") ASSERT_REG_POSITION(macros, 0x45); +ASSERT_REG_POSITION(shadow_ram_control, 0x49); ASSERT_REG_POSITION(upload, 0x60); ASSERT_REG_POSITION(exec_upload, 0x6C); ASSERT_REG_POSITION(data_upload, 0x6D); |